SystemVerilog Assertions (SVA)