New Technical Verification Papers available

New Technical Verification Papers Available

We are pleased to inform you about some very interesting New Technical Verification Papers that are available for you now. Below we have highlighted some interesting articles:

 

  • An Evaluation of the Advantages of Moving from a VHDL to a UVM Testbench

FPGA designs are becoming too large to verify by visually checking waveforms, as the functionality has become beyond easy comprehension. At Baker Hughes, a top-tier oilfield service company, we primarily design small scale FPGA designs, typically less than 100 thousand gates, but our designs are growing in size and complexity. As well, they are part of more complex systems that require long lab integration times. more info>>

  • Increased Efficiency with Verification Run Manager (Questa® VRM)

For all the incredible technological advances to date, no one has found a way to generate additional time. Consequently, there never seems to be enough of it. Since time cannot be created, it is utterly important to ensure that it is spent as wisely as possible. Applying automation to common tasks and identifying problems earlier are just two proven ways to best utilize time during the verification process. Continuous Integration (CI) is a software practice, which is focused on doing precisely that, resulting in a more efficient use of time. more info>>

  • Simplified UVM for FPGA Reliability: UVM for "Sufficient Elemental Analysis" in DO-254 Flows

DO-254 and other safety critical applications require meticulous initial requirements capture followed by accurate functional verification. “Elemental Analysis” in DO-254 refers to the verification completeness to ensure that all ‘elements’ of a design are actually exercised in the pre-planned testing. Code Coverage is good for checking if implementation code has been tested, but cannot guarantee functional accuracy. Currently, functional accuracy is guaranteed using pre-planned directed tests, auditing the test code and auditing the log files. This is not scalable as designs get complex. In this article we will look at using SystemVerilog syntax to concisely describe the functional coverage in the context of accurate “elemental analysis”. more info>>

 

Via this link you can read all the new interesting articles. And of course, if you want additional information or have questions, don't hesitate to call or email us.
 

 

29th August 2016 PADS VX.2 Now Available
29th February 2016 Sherlock User Forum
1st February 2016 TLA Winner 2015
25th September 2015 ModelSim/Questa 10.5 beta
4th August 2015 New PADS Solutions!
29th June 2015 UVM Framework
23rd June 2015 PCB Sketch Router
21st April 2015 HDL Designer 2015.1 Release
19th February 2015 BOM Connector™
14th December 2014 Multi-board PCB Systems Design
9th September 2014 New course: Introduction to UVM
20th May 2014 Mentor PCB Forum
18th March 2014 Xpedition VX release
3rd February 2014 DfR Solutions - Best of 2013
22nd October 2012 Dongle discontinuations
19th October 2012 PADS 9.5 Now Available!
20th April 2011 Introducing Questa Core
1st February 2011 PADS 9.3 available
22nd November 2010 Why customers choose BluePrint
30th June 2010 PADS9.2 Available
8th June 2010 5 Reasons to Adopt PLM
18th March 2010 Mentor-Valor Acquisition
15th February 2010 InnoFour goes Scandinavia
18th January 2010 PADS v9.1 available
9th October 2009 CAM350 v10.1 available
26th May 2009 Introducing PADS v9.0
2nd February 2009 CAM350-150 Bundle Introduction