• Contact
  • About
  • Partners
  • Webshop
    • 0
    0
    1. Home
    2. Solutions
    3. Electronic Design Automation
    4. IC Design
    5. Calibre Interactive

    IC Design

    Calibre Interactive

    Calibre® Interactive™ is the invocation GUI for Calibre DRC™, LVS and xRC™ tools for physical verification and parasitic extraction. It’s easily accessed from the menu bar within popular layout design environments.

     

    • Enables interactive cell/block and full-chip verification
    • Flexible, customizable interface
    • Speeds the iterative process of physical verification through direct invocation from layout window
    • Allows users to make iterative verification runs very quickly
    • Supports runsets that contain settings such as rule file names, run directories, etc
    • Uses environment variables for further customization and flexibility

    Calibre Interactive provides users with fast and easy access to the Calibre® tool suite, enabling designers to perform physical verification and parasitic extraction from within their familiar IC design environment. Designers can perform verification or extraction from within the design environment using the same rule file for cell/block or full chip, allowing them to adopt a single verification and extraction solution for their entire physical design flow, regardless of design style or methodology. Calibre Interactive also provides access to Calibre RVE™, the robust results viewing environment.

    Questions? Read the Calibre Interactive FAQ

    • What is Calibre Interactive

      Calibre Interactive is a physical verification tool for cell and block designs. It is easily accessible from within popular layout environments such as Cadence Design Systems' Virtuoso™ and Mentor Graphics' IC Station? Calibre Interactive uses the same rule files as the Calibre full-chip verification tool, thus enabling a single verification flow.

    • How can I benefit from a single verification flow?

      A single verification flow allows the use of a single set of rule files for both cell/block and full-chip verification. It eliminates the discrepancies caused by out-of-synch verification flows. Discrepancies need to be reconciled and resolved individually, potentially extending the tape-out period and causing time-to-market delay. A single verification flow also eliminates the duplicate maintenance and training required when employing verification tools from multiple vendors.

    • How do I know Calibre Interactive is mature and ready for my demanding verification needs?

      Yes. Calibre Interactive supports Area DRC, which lets users perform DRC on a specified area instead of the entire cell or block. This can dramatically cut verification cycle time during debugging.

    • What is the invocation GUI?

      Calibre Interactive uses the same processing modules as the proven Calibre full-chip verification tool, thereby leveraging the benefits and robust capabilities of Calibre. Calibre Interactive also uses the same rule files and performs the same checks as Calibre. This ensures Calibre Interactive will produce the same accurate results as Calibre.

    • What about debugging?

      Calibre Interactive uses the same processing modules as the proven Calibre full-chip verification tool, thereby leveraging the benefits and robust capabilities of Calibre. Calibre Interactive also uses the same rule files and performs the same checks as Calibre. This ensures Calibre Interactive will produce the same accurate results as Calibre.

    • Can I specify an area, instead of the whole design, for performing DRC?

      Calibre Interactive uses the same processing modules as the proven Calibre full-chip verification tool, thereby leveraging the benefits and robust capabilities of Calibre. Calibre Interactive also uses the same rule files and performs the same checks as Calibre. This ensures Calibre Interactive will produce the same accurate results as Calibre.