Questa CDC Signoff: Eliminate Netlist Glitches and Prioritize your Glitch Analysis with AI/ML based Glitch Assist
Overview
Join us at this free Expert Series Webinar to learn how to ensure a glitch-free post-synthesis netlist using Questa CDC Signoff® with AI/ML-powered Glitch Assist for accurate, noise-free CDC analysis and prioritization.
Even after thorough RTL-level CDC cleanup, your post-synthesis netlist may still carry glitch-prone logic—introduced by synthesis optimizations, power/DFT insertions, or changes in synchronization logic. These issues often go undetected without gate-level CDC analysis.
In this technical webinar, we’ll demonstrate how Questa CDC Signoff® enables accurate, noise-free glitch detection using formal methods and AI/ML-based glitch prioritization. You'll learn how to analyze CDC paths, including clock and reset trees, and understand key glitch propagation scenarios that impact silicon correctness.
What You Will Learn:
- Why gate-level CDC analysis is essential for glitch detection post-synthesis
- Types of glitches that affect CDC paths, clock trees, and reset trees
- How Questa CDC Signoff analyzes and classifies glitch conditions
- How Glitch Assist leverages AI/ML to prioritize critical issues
- Best practices for configuring glitch detection and interpreting results
Who Should Attend:
- RTL Design Engineers and Managers
- CDC Verification Engineers and CAD/EDA Engineers
- Anyone responsible for final CDC signoff and concerned about glitch-free handoff to implementation
Note: A working knowledge of CDC analysis and Questa CDC® is recommended.
Products Covered:
- Questa CDC Signoff®
- CDC Glitch Assist (AI/ML-based prioritization tool)
Details
What
Customer Technical Webcast: Questa CDC Signoff: Eliminate Netlist Glitches and Prioritize your Glitch Analysis with AI/ML based Glitch Assist
When
Wednesday, May 7, 2025
Where
Online
Time
17:00 hr CET
Join us at this free Expert Series Webinar for an in-depth exploration of how CDC/RDC Assist uses machine learning to identify the root causes of CDC/RDC violations, detect patterns in your design, and provide actionable recommendations that will optimize your setup and reduce unsynchronized crossings for more efficient and accurate analysis.
Cracking the Code: Debugging common IJTAG DRCs in TessentJoin us at this free Expert Series Webinar to enhance your debugging skills and ensure a more efficient IJTAG implementation.
