Why and How We Use IBIS-AMI Models for DDR5
Overview
Join us at this free Expert Series Webinar to learn how to use IBIS-AMI Models for DDR5.
The higher data rates of DDR5 move the signals into the realm of higher material losses and impacts of signal reflections. The solution in the DDR5 specification is to define equalization features in the receivers and possibly in the transmitters. To simulate equalization with IBIS models we need to implement IBIS-AMI models.
What You Will Learn:
- Overview of IBIS-AMI for DDR5 background
- What’s new in DDR5
- Methods for finding the right On-Die termination values for good design margins
- Resources for analyzing DDR5 in the HyperLynx DDR5 wizard
- Locations of generic DDR5 models to get started
Who Should Attend:
- HyperLynx users designing or analyzing DDR5 interfaces
- New HyperLynx DDRx Wizard users
Details
What
Customer Technical Webcast: Why and How We Use IBIS-AMI Models for DDR5
When
Thursday November 21, 2024
Where
Online
Time
17:00 hr CET
Join us at this Expert Series webinar to learn efficient techniques for creating, managing, and tracking test plans.
Optimize FPGA/PCB interconnect using FPGA I/O Optimizer and the Custom Flow Expert SeriesThis customer webcast demonstrates how to use IOPT customer flow to create FPGA symbols and parts and then use those to optimize FPGA/PCB interconnect.