Mastering Worst-Case Corner Verification with Solido Design Environment
PVT and Monte Carlo verification with traditional methods are often slow and/or inaccurate. Traditional methods can also lead to over- or, even worse, under-design.
However, in Solido PVTMC Verifier - included in Solido Design Environment - all your PVT corners are simulated with full Monte Carlo accuracy out to your target sigma, so you get the statistical data necessary for important design choices. It also provides clear sensitivity analysis with no extra simulations to help identify critical devices in your design.
Combined with Solido DesignSense, another part of the Solido Design Environment, you can optimize your design to better meet specifications.
What You Will Learn:
- Corner and Monte Carlo Simulation in PVTMC Verifier
- Extracting and fixing your worst corner using DesignSense
Who Should Attend?
- Analog and Mixed-Signal designers
- Solido Design Environment
- PVTMC Verifier
Customer Technical Webcast: Mastering Worst-Case Corner Verification with Solido Design Environment
Thursday, November 16, 2023
18:00 hr CET
Join us at this Expert Series webinar to learn how to extend your circuit reliability verification flow with Calibre packaged checks.Xpedition EDM Library: Where does all of this data come from? - Part 1
Join us at this Expert Series webinar where the library loader, the Ascii Import Manager, and touch on the xml-console loader will be discussed.