Vey active power management
Verification of active power management at the RTL stage makes it possible to explore alternative power management approaches long before implementation begins, to achieve the greatest power reduction at the least cost. Verification of active power management in the post-synthesis Gate-Level netlist stages makes it possible to ensure that synthesis and manual transformations have correctly preserved the active power management architecture and its behavior.