Questa Advanced Simulator

The Questa Advanced Simulator is the core simulation and debug engine of the Questa Verification Solution; the comprehensive advanced verification platform capable of reducing the risk of validating complex FPGA and SoC designs.

High Performance and Capacity

INDUSTRY-LEADING

Using its advanced algorithms, the Questa Advanced Simulator can help you improve SystemVerilog and mixed VHDL/SystemVerilog RTL simulation performance by up to 10X.

ADVANCED VERILOG SIMULATOR

The Questa Advanced Simulator achieves industry-leading performance and capacity through very aggressive, global compile and simulation optimization algorithms for SystemVerilog and VHDL.

View Fact Sheet

Fields with * are required

High-performance, multi-language engine

MULTI-CORE SIMULATION

The Questa Advanced simulator supports all design languages and constructs, and either automatically or manually partitions the design to run in parallel while maintaining a single database for debug and coverage.

Testbench Automation

AUTOMATED STIMULI GENERATION

The Questa Advanced Simulator supports the most comprehensive solutions for testbench automation in the industry, enabling automatic creation of complex, input-stimuli using SystemVerilog or SystemC Verification (SCV) library constructs, and combining these forms of stimulus generation with functional coverage to identify the functionality exercised by the automatically-generated stimulus.

READY TO TALK TO SOMEONE TODAY?

We're standing by to answer your questions.

Fields with * are required