11 April 2010

Live Webcasts: Post Processing your PCB design

Description: If you are interested in easing your Post-Processing tasks into one efficient and effective process, now is your chance. This new streamlined process will save you valuable time, money, and energy. Plus, the outcome (your release package) is more comprehensive, intuitive, user-friendly, and more...

CAM350 provides 5 major areas of post processing at both the board and panel level:

Verification of design and outputs per fabrication requirements
Accurate translation into Gerber/ODB++/Drill Mill output files
Rapid fabrication and assembly documentation
Release Package creation and distribution
ECO automation

You can create and store Gerber/drill outputs, BluePrint documents, PDF, DXF, ODB++ files, Office documents, in one electronic file and distribute to any manufacturing process in the production chain.

Details:

What: Post Processing your PCB Design
When: Wednesday 21st of April 2010
Where: Online
Time: 16:00 PM CET
Duration: 1 hour

Workshop: Meeting the Challenges of DDRx Design - Almelo Netherlands

DDRx,HyperLynx,Xilinx,Altera,High Speed

Back to overview

Assertion Based Verification for FPGA and IC Design Seminar

Industry Perspective and Opportunities in Assertion-Based VerificationA wealth of material has been published over the past fifteen years specifically related to the theory and technical aspects of property languages and assertion-based techniques. However, as any field of study matures, it becomes necessary to determine if the theories, algorithms, and concepts have grown beyond the bounds of research to become an integral solution to a problem in industry. To understand any solution, it is necessary to understand the problem. For example, debugging, on average, has grown to consume more than 60 percent of today's SoC verification effort. Clearly, this is a topic the industry must address, and some organizations have done just that. Those that have adopted an assertion-based verification (ABV) methodology have seen a significant reduction in simulation debugging time (as much as 50 percent) due to improved observability.